

Max.Marks:60

Code No: C5705

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech I Semester Examinations March/April-2011 HARDWARE SOFTWARE CO-DESIGN (VLSI SYSTEM DESIGN)

Time: 3hours

Answer any five questions All questions carry equal marks

1.a) b)	Draw and explain the Register Transfer level Block diagram of Design Mo With block diagram explain RISC with hardwired control.	odel. [12]
2.a) b)	Briefly explain performance estimation. Explain different component specialization techniques.	[12]
3.a) b)	Explain about Aptix Prototyping System. Explain about Architecture of 8051 Micro Controller.	[12]
4.a) b)	Explain Commercial support of embedded processors. Are traditional Compilation techniques enough? Explain.	[12]
5.a) b)	Briefly explain about Compiler validation. Explain about The Co-design Computational model.	[12]
6.a) b)	Explain about Design verification. Compare Blocking Operations and Non-blocking Operations.	[12]
7.a) b)	Briefly explain about Synthesis Intermediate forms. Explain about Co-simulation Models.	[12]
8.	Write short notes on any TWO of the following: i) The Cosyma System ii) Interface Varification	
	ii) Interface Verificationiii) System Communication infrastructure.	[12]

--00000--